By Topic

Performance enhancement of VHDL-AMS for DSP design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tsang, T. ; Dept. of Comput., Hong Kong Polytech. Univ., China

The behavioural modelling of VHDL-AMS is a key factor in the development of analog and mixed-signal designs for communication devices. This paper presents a framework for the development of programmable mixed-signal devices, which integrates both programmable analog and digital circuits. The framework uses a VHDL-AMS based language, called VHDL-AMS-RTS, to describe the real-time domain and stochastic behaviour to adapt the simulation and performance analysis. The real-time stochastic statements of VHDL-AMS-RTS are added to the VHDL-AMS, which include time ordering and time constraint, probabilistic behaviour and quantitative description of mixed-signal devices. With this behavioural modelling environment it is possible to predict and optimize the analog and digital hardware using simulation but with a lower computational time and cost. To demonstrate the usefulness of the framework, we apply it to the structural performance analysis of soft input soft output (SISO) module of turbo decoding.

Published in:

Semiconductor Electronics, 2004. ICSE 2004. IEEE International Conference on

Date of Conference:

7-9 Dec. 2004