Close category search window
 

A transputer-based architecture to exploit the restricted-and-parallelism of Prolog

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ruz, J.J. ; Dept. Inf. & Autom., Univ. Complutense, Madrid, Spain ; Saenz, F. ; Araujo, L.

A system is presented for exploiting restricted-and-parallelism (RAP) in logic programs on a distributed (nonshared memory) architecture. The system uses global compilation techniques and is designed using the new generation of transputers (H1/C104). Externally, the system behaves as a sequential one, in which, the solutions are always produced according to the depth-first strategy

Published in:
Electrotechnical Conference, 1991. Proceedings., 6th Mediterranean

Date of Conference: 22-24 May 1991

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.