By Topic

An FPGA implementation of a structured irregular LDPC decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhigang Cao ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; Jingyu Kang ; Pingyi Fan

In this paper, a code construction method of irregular low-density parity-check (LDPC) codes is presented, which facilitates the hardware implementation of belief propagation (BP) decoders and leads to low error floors as well. To verify the effectiveness of this construction, an FPGA-based decoder is designed and implemented, where a novel non-uniform quantization scheme for BP decoding is used, so that the performance loss compared to infinite-precision decoding is less than 0.1 dB. The decoding throughput of the decoder can reach as high as 50 Mbps.

Published in:

Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications, 2005. MAPE 2005. IEEE International Symposium on  (Volume:2 )

Date of Conference:

8-12 Aug. 2005