By Topic

Design of a CMOS VCO with two tuning inputs applied for a wideband GFSK-modulated frequency synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Peng, K.C. ; Dept. of Comput. & Commun. Eng., Nat. Kaohsiung First Univ. of Sci. & Technol., Taiwan ; Huang, C.H. ; Li, C.-J. ; Horng, T.S.
more authors

This paper describes the design considerations of a 2.4 GHz CMOS voltage-controlled oscillator (VCO) with two tuning inputs when used in a wideband GFSK-modulated frequency synthesizer based on a two-point delta-sigma modulation (TPDSM) architecture. One tuning input is provided mainly for the fractional-TV frequency synthesis, and the other one is for the direct GFSK modulation. In the VCO design, the tuning sensitivity for GFSK modulation is optimized including the effects of digital-to-analog converter (DAC). In addition, the size of spiral inductor in the LC tank is minimized without the cost of reducing quality (Q) factor. The implemented TPDSM-based GFSK-modulated frequency synthesizer can achieve a maximum data rate of up to 2.5 Mbps with an FSK error less than 1.4% and a phase-locked loop (PLL) settling time less than 110 μs. The modulated frequency synthesizer with such good performances has promising application potential in a low-power solution for the enhanced data rate (EDR) Bluetooth transmitters.

Published in:

Radio and Wireless Symposium, 2006 IEEE

Date of Conference:

17-19 Jan. 2006