By Topic

A Viterbi decoder with low-power trace-back memory structure for wireless pervasive communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Israsena, P. ; Thailand IC Design Incubator, Nat. Electron. & Comput. Technol. Center, Pathumtani, Thailand ; Kale, I.

This paper presents a new trace-back memory structure for Viterbi decoders that reduces power consumption by 63% compared to the conventional RAM based design. Instead of the intensive read and write operations as required in RAM based designs, the new memory is based on an array of registers connected with trace-back signals that decode the output bits on the fly. The structure is used together with appropriate clock and power-aware control signals. Based on a 0.35 μm CMOS implementation the trace-back back memory consumes energy of 182 pJ.

Published in:

Wireless Pervasive Computing, 2006 1st International Symposium on

Date of Conference:

16-18 Jan. 2006