By Topic

Improvements to CBCM (charge-based capacitance measurement) for deep submicron CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
R. Bach ; LSI Logic Inc., Milpitas, CA, USA ; B. Davis ; R. Laubhan

Accurate measurement and analysis of interconnect capacitance is a critical component of nanometer technology verification. The charged-based capacitance measurement (CBCM) technique has been widely adopted as a robust technique to measure on-chip capacitance test structures. In this paper we present two design improvements for CBCM. The first is an area reduction by using bused circuit architecture to reduce probe pad area required for the test structure input and output signals. The second improvement involves techniques to reduce the impact of gate leakage and charge injection currents in 90 and 65nm process technology nodes. At the 90nm node we demonstrate accuracy improvement of an order of magnitude for small test structures

Published in:

7th International Symposium on Quality Electronic Design (ISQED'06)

Date of Conference:

27-29 March 2006