By Topic

Work in Progress - A Rapid Design Methodology for FPGA-based Processor Platform Design Education

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yong-Kyu Jung ; Texas A&M Univ., College Station, TX

A rapid register-transfer level (RTL) embedded processor platform design methodology that is included as an educational tool for a special topic is introduced. In the special topic, rapid digital system design from digital fundamentals to processor platforms is practiced using a top-down design methodology with both Verilog hardware description language (HDL) and VHDL. In addition, all of the RTL design and verification processes can be rapidly and systematically performed through the methodology. Furthermore, a hierarchical RTL post-simulation verification methodology and a supporting tool can provide a rapid, flexible, and affordable verification environment for the field-programmable gate array (FPGA)-based embedded processor platform developed in the classroom. This methodology leads to the rapid development of embedded processor platforms for use in academia

Published in:

Frontiers in Education, 2005. FIE '05. Proceedings 35th Annual Conference

Date of Conference:

19-22 Oct. 2005