By Topic

Design of a 1GHz Digital PLL Using 0.18mu m CMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Janardhan, H. ; Dept. of Electr. Eng., California State Univ., Long Beach, CA

A digital phase-locked loop (DPLL) is designed and is shown to have 1GHz operation with lock time of 643.36ns. The lock time was reduced by adjusting the charge pump current and the loop filter capacitor. There was a trade-off between the lock time, loop filter capacitor, and ripples on the output of the VCO. Design procedures and simulation results are illustrated

Published in:

Information Technology: New Generations, 2006. ITNG 2006. Third International Conference on

Date of Conference:

10-12 April 2006