Referenced Items are not available for this document.
This paper presents a high-performance low-power 2D IDCT processor for video applications. Based on multiply-accumulator architecture, the processor can meet the high-speed requirement of HDTV. To save power consumption, the processor employs asynchronous pipeline in which local clocks are enabled only when there is an operation to perform. Compared with conventional synchronous pipelined design, the proposed design exhibits an average power saving of 40%.
Published in:
ASIC, 2005. ASICON 2005. 6th International Conference On
(Volume:1
)
Date of Conference: 24-27 Oct. 2005
- Page(s):
- 341 - 344
- Print ISBN:
- 0-7803-9210-8
- INSPEC Accession Number:
- 8946628
- Digital Object Identifier :
- 10.1109/ICASIC.2005.1611307
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
