By Topic

Low-power FIR filter based on standard cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Qi Yue ; Adv. Comput. & Commun. Res. Center, Beijing Univ. of Sci. & Technol., China ; Li Zhancai ; Wang Qin

In recent years, power consumption along with silicon area has become the key factor in the chip design, especially in the digital signal processing block. Most of digital signal processing block are designed in standard cell. One way of low power design based on standard cell is using minimum-sized device. This paper presents a low-power scheme for the VLSI implementation of finite-impulse response (FIR) filters based on standard cell. The scheme is a cross level solution in the view of design flow. A multi-hierarchy pipeline scheme is in the architecture level. Integrating addition into Wallace_tree is used in logic level, which guarantees achieving minimum-sized device solution in circuit level. Simulation shows that 20% of the power is saved with the proposed scheme.

Published in:

2005 6th International Conference on ASIC  (Volume:1 )

Date of Conference:

24-27 Oct. 2005