By Topic

CMOS RF receiver: from system architecture to circuit implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zhang, P. ; Beken Corp., Shanghai

RF-CMOS is considered more favorable primarily for the following two reasons: Firstly, capitalizing on the fabrication maturity and manufacture volume, one would justifiably expect the lowest possible cost. Secondly, it has undoubtedly the best potential for wireless system-on-chip (SOC) for its seamless compatibility with digital baseband circuit fabrication process. This paper reviewed system architectures of receiver design with emphasis on suitability of CMOS implementation. Circuit design issues for various building blocks in a typical receiver have been discussed. Finally, a design example of a 5-GHz receiver for WLAN application has been demonstrated

Published in:

ASIC, 2005. ASICON 2005. 6th International Conference On  (Volume:1 )

Date of Conference:

24-0 Oct. 2005