By Topic

A matrix amplifier in 0.18-/spl mu/m SOI CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jinho Park ; Marvel Semicond. Inc., Santa Clara, CA, USA ; D. J. Allstot

A fully integrated matrix amplifier with two rows and four columns (2-by-4) fabricated in a three-layer metal 0.18-mum silicon-on-insulator (SOI) CMOS process is presented. It exhibits an average pass-band gain of 15 dB and a unity-gain bandwidth of 12.5 GHz. The input and output ports are matched to 50 Omega using m-derived half sections; the measured S11 and S22 values exceed -7 and -12 dB, respectively. Integrated in 2.0times2.9mm2 , it dissipates 233.4 mW total from 2.4- and 1.8-V power supplies

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:53 ,  Issue: 3 )