Cart (Loading....) | Create Account
Close category search window
 

Asynchronous reconfigurable computing array design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jiale Zhang ; Coll. of Comput. Sci. & Technol., Zhejiang Univ., Hangzhou, China ; Xuezeng Pan ; Haibin Shen

We present a novel architecture of asynchronous reconfigurable computing array (ARCA) to seek the balance between performance and versatility. Advancing the completion detector of control circuit, a modified structure of asynchronous micropipeline based on DSDCVSL is discussed. The analysis and simulation of our ARCA have both resulted in high-performance and low-power consumption, and it can be used as an IP module integrated into a system on chip to built the reconfigurable computing platform.

Published in:

Embedded Software and Systems, 2005. Second International Conference on

Date of Conference:

16-18 Dec. 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.