By Topic

Estimating processor performance of library function

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ray, A. ; Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore ; Wu Jigang ; Thambipillai, S.

Fast estimation of processor performance can easily lead to large savings in time which would otherwise be spent in long time consuming execution on an instruction set simulator. The estimation of standard library functions are made difficult by the fact that standard libraries are sometimes delivered as binary files, which makes use of an instruction set simulator, the only option for performance estimation. In this paper, we present an estimation methodology which does not require execution of an application on an instruction set simulator. We use simple mathematical model of performance of standard library function which relates the number of instruction executed to the size/number of arguments passed.

Published in:

Embedded Software and Systems, 2005. Second International Conference on

Date of Conference:

16-18 Dec. 2005