By Topic

The design and analysis of a high performance embedded external memory interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dong Wang ; Sch. of Comput. Sci., Nat. Univ. of Defense Technol., Changsha, China ; Jianwu Ma ; Shuming Chen ; Yang Guo

This paper introduces several important methods to design the embedded external memory interface (EMIF) for a high performance DSP (digital signal processor). Starting with the design specification of the EMIF, this paper introduces four important new design methods, i.e. width-scalable accessing, data buffers based on asynchronous FIFOs, token cycle method for priority arbitration, and preferential reading based on cache-line offset, and give simulation and tape out result. At the end of the paper, we analyze the performance improvements by use of these methods vs. classical methods. The whole design of the interface is proven to be not only functional and reliable, but also programmable, reusable and scalable by simulation verification and tape out.

Published in:

Second International Conference on Embedded Software and Systems (ICESS'05)

Date of Conference:

16-18 Dec. 2005