By Topic

Ultra-low power circuit and system design trade-offs for smart sensor network applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Iniewski, K. ; Dept. of ECE, Alberta Univ., Edmonton, Alta. ; Siu, C. ; Kilambi, S. ; Khan, S.
more authors

The presented analysis shows that a system approach, that targets heterogeneous technologies, is clearly needed to address ultra-low power operation of hardware built for wireless sensor networks. CMOS design efforts have to be aided by a clear understanding of network requirements and protocol implementation. A very talented CMOS designer, or even dozen of them, working in isolation are not going to get far ahead in designing useful RF transceivers for "smart dust" applications. Although impressive progress has been made in the last decade in CMOS RF design in order to build state-of-the-art ultra low power wireless nodes CMOS designers need to pair with battery chemists, antenna physicists, and communication experts to execute on the exciting vision of "ambient intelligence"

Published in:

Information and Communications Technology, 2005. Enabling Technologies for the New Knowledge Society: ITI 3rd International Conference on

Date of Conference:

5-6 Dec. 2005