By Topic

Charge instability in high-k gate stacks with metal and polysilicon electrodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Neugroschel, A. ; Dept. of Electr. & Comput. Eng., Florida Univ., Gainesville, FL, USA ; Bersuker, G.

Charge trapping in high-k transistor gate stacks shifts the threshold voltage and may affect the channel mobility. Since both electrons and holes may potentially contribute to charge trapping, it is important to determine the polarity of the trapped charge and to relate it to the stress or operating conditions. A constant-voltage stress was applied to nMOSFETs and pMOSFETs and the charge trapping in the gate stack and the interface trap generation was monitored by the DCIV method. Detailed band diagram for each stress condition is used to correlate the measured charge trapping and the interface trap generation/annihilation to the dominant tunneling current component and to delineate the physical mechanisms and charge-trapping pathways.

Published in:

Integrated Reliability Workshop Final Report, 2005 IEEE International

Date of Conference:

17-20 Oct. 2005