By Topic

System LSI multi-vth transistors design methodology for maximizing efficiency of body-biasing control to reduce vth variation and power consumption

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Y. Yasuda ; Adv. Technol. Dev. Div., NEC Electron. Corp., Kanagawa ; N. Kimizuka ; Y. Akiyama ; Y. Yamagata
more authors

In this paper, we describe newly developed multi-Vth transistors design scheme operable for body-biasing control for 65nm-node and beyond. The major issue of body-biasing control on system LSI comprising multi-Vth is that different Vth transistor exhibit different body-biasing sensitivities rendering body-biasing control scheme unfeasible. We have successfully solved the issue by Hf-based dielectric work-function (WF) modulation combined with optimal channel design, with which Vth shift amount under the same body-biasing is equalized among transistors having different Vth. The net result is the excellent body-biasing controllability as well as well-suppressed GIDL and Vth variation. Moreover, die to die Vth variation has been effectively reduced even for dies with multi-Vth transistors using body-biasing. We believe that this methodology is the most suitable for future low power system LSI application due to its simplicity and bulk-design inheritability

Published in:

IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.

Date of Conference:

5-5 Dec. 2005