By Topic

Embedded test resource for SoC to reduce required tester channels based on advanced convolutional codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yinhe Han ; Adv. Test Technol. Lab., Graduate Univ. of the Chinese Acad. of Sci., Beijing, China ; Xiaowei Li ; Huawei Li ; Chandra, A.

Test resources can be embedded on the chip to reduce required external tester channels. In order to obtain the maximal reduction of tester channels, a single-output encoder based on the check matrix of the (n, n-1, m, 3) convolutional code is presented. When the five proposed theorems are satisfied, the encoder can avoid two and any odd erroneous bit cancellations, handle one unknown bit (X-bit), and diagnose one erroneous bit. Two types of encoders are proposed to implement the check matrix of the convolutional code. A large number of X-bits can be tolerated by choosing a proper memory size and weight of the check matrix, which can also be obtained by an optimized input assignment algorithm. In order to get the full diagnostic capability, the proposed encoder can be reconfigured into a simple linear-code-based encoder by adding some additional gates. Experimental results show that the proposed encoder has an acceptable level of X-bits tolerance and a low aliasing probability.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:55 ,  Issue: 2 )