By Topic

Compact modeling and fast simulation of on-chip interconnect lines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
D. Ioan ; Electr. Eng. Dept., Bucharest Univ., Romania ; G. Ciuprina ; M. Radulescu ; E. Seebacher

An efficient methodology to extract compact models for microstrip lines on lossy silicon substrate is presented. The transversal magnetic field equations are solved by dual finite integration technique (dFIT), a numerical method which allows the accuracy control of the computed frequency dependent line parameters. Several techniques are used to accelerate the process of p.u.l. parameters extraction, such as minimal virtual boundary, minimal mesh and minimal frequency samples set. The solution of the transmission line equations with frequency dependent parameters is then approximated by a rational function of appropriate degree in order to extract the compact model and its SPICE equivalent circuit. The behavior of the obtained compact model of order 10 shows good agreement with respect to the measured data

Published in:

IEEE Transactions on Magnetics  (Volume:42 ,  Issue: 4 )