By Topic

Parallel processing of Powell's optimization algorithm and its application to design of multi-way power dividers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Kishihara ; Okayama Prefectural Univ., Japan ; K. Yamane ; I. Ohta

In the case of optimizing the circuit configurations such as multi-way power dividers, the planar circuit approach is useful because of its merit of short calculation time. However, as the number of design variable increases, the CPU time required in the optimization becomes large. This paper describes a parallel computing technique of Powell's optimization algorithm using a PC-cluster, and applies to an integration design of microstrip multi-way power dividers. As a result, it is shown that the parallel processing technique can speed up the circuit optimization with facility.

Published in:

2005 Asia-Pacific Microwave Conference Proceedings  (Volume:4 )

Date of Conference:

4-7 Dec. 2005