By Topic

The RSFQ test-timing model for delay insensitive data processing pipeline design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhong-Hai Zhang ; Sch. of Electron. Eng., Xidian Univ., Xi'an, China ; Bo-Ran Guan

A novel asynchronous RSFQ digital circuit model, test-timed RSFQ digital model (TT) is proposed in this paper. With this asynchronous approach, data is transferred in a delay-insensitive fashion to avoid the problems aroused from the global clock distribution and the timing uncertainty. In the TT model, the timing pulse to the logic module will be generated with a test logic module, instead of the time delay module, which should be necessary in most asynchronous circuits. The elimination of the delay module can basically solve the timing uncertainty bothered in the RSFQ digital system layouts. The transient simulations and logic simulations have been made for the OR module and a RSFQ data processing pipeline based on the TT scheme has been designed. The logic simulations have also been made for this pipeline, and the results showed its feasibility and satisfaction for the RSFQ digital system applications.

Published in:

2005 Asia-Pacific Microwave Conference Proceedings  (Volume:4 )

Date of Conference:

4-7 Dec. 2005