Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Highly-integrated, quad bands ΔΣ fractional-N frequency synthesizer design in 0.18-μm standard CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cheng-Hung Chen ; Dept. of Commun. Eng., National Chiao Tung Univ., Hsinchu, Taiwan ; Wei-Cheng Lien ; Jou, C.F.

A highly-integrated, quad bands frequency synthesizer (802.11a/b/g and GSM/DCS1800) is presented in this paper. This circuit is a single-path solution and the chip size is only half of the other dual-band frequency synthesizer works. By 50% frequency division technique, the quad-bands signals can be generated. Total power consumption for simultaneously quad-bands operation is 105mW, with apply voltage of 1.8V. Die area is 1.62mm2.

Published in:

Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings  (Volume:3 )

Date of Conference:

4-7 Dec. 2005