By Topic

5 GHz 0.25-μm CMOS static frequency divider

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jingfeng Ding ; Southeast Univ., Nanjing, China ; Zhigong Wang ; Yinghua Qiu ; Gui Wang
more authors

A 5 GHz 2:1 static frequency divider IC was realized in a 0.25-μ mixed-signal CMOS technology with an fT of 18.6 GHz. The divider is based on a master-slave toggle flip-flop (MSTFF) of source coupled FET logic (SCFL) and a wide band output buffer. The basic circuits and layout strategies to achieve low jitter and high speed are discussed. The measured rms jitter of the output waveform is 1.38 ps at 5 GHz input. The core power dissipation is 5 mW under a 2.5V supply.

Published in:

Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings  (Volume:2 )

Date of Conference:

4-7 Dec. 2005