By Topic

The design of a Ka-band two-stage monolithic low noise amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ziqiang Yang ; Sch. of Electron. Eng., Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Tao Yang ; Jun Xie ; Ruimin Xu

A Ka-band two-stage monolithic low noise amplifier has been designed using a commercial 0.18-μm pseudomorphic high electron-mobility transistor (pHEMT) process. The gate widths of FETs and source inductors are adjusted to achieve best tradeoff among gain, noise figure and return loss. The simulated results of the low noise amplifier chip show a gain of more than 11 dB, a noise figure of less than 2 dB, an input return loss of greater than 15 dB, and an output return loss of greater than 9.7 dB in the frequency range of 27 to 33 GHz. The chip size is 1.4×0.9 mm2.

Published in:

Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings  (Volume:2 )

Date of Conference:

4-7 Dec. 2005