By Topic

A modified word serial bit parallel algorithm for FPGA implementation of digital ionospheric radar

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

Digital signal processing (DSP) has become an integral part of wireless communication systems and equivalent traditional analog systems can be developed with required fidelity at reasonable cost. In a previous work, a DSP technique is employed for radar upconversion using combinations of upsampling and narrow band FIR filtering. An efficient FPGA implementation of the DSP modulator is possible exploiting filter symmetry since symmetrical properties of word serial bits parallel (WSBP) FIR filters improve system throughput. However arithmetic processing rate for the WSBP symmetric models is higher than that of the non-symmetric models. In this paper we present a modified WSBP symmetrical algorithm to reduce the arithmetic processing for implementation of direct conversion ionospheric radar. In WSBP approach processing is performed in integers as block of bits. Matching and buffering criterion are used to reduce computations up to fifty percent. The algorithm can be extended to applications with similar characteristics particularly for system on chip (SOC) techniques.

Published in:

2005 Asia-Pacific Microwave Conference Proceedings  (Volume:1 )

Date of Conference:

4-7 Dec. 2005