By Topic

Fault-Tolerance in Micro Programmed Control: Architectures & Schematic Synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Demidenko, S. ; Sch. of Eng., Monash Univ., Selangor ; Levine, E. ; Piuri, V. ; Sen Gupta, G.

The paper deals with architectural and schematic design of concurrently (on-line) self-checking Micro Program Control Units. The checking is organised by using a special check keys added to each microinstruction. The sequence of keys appearing on the output of MPCU during the program execution is then monitored. It allows checking the control flow by comparing the actual sequence of the check keys against a reference sequence corresponding to fault-free operation of MPCU. Three main architectures discussed in the paper are: a) based on the use of Compression-in-Space of the check keys; b) based on implementation of Compression-in-Space & Compression-in-Time; and c) Compression & Generation check keys-based. The design procedure for the checking circuitry based on the use of Compression & Generation is discussed in the paper for two types of the check key generators: a standard one (for example, M-sequence generator) and a unique generator (specially synthesised sequential automata producing some required digital sequence)

Published in:

Instrumentation and Measurement Technology Conference, 2005. IMTC 2005. Proceedings of the IEEE  (Volume:1 )

Date of Conference:

16-19 May 2005