By Topic

A flexible architecture for block turbo decoders using BCH or Reed-Solomon components codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Piriou, E. ; CNRS TAMCIC UMR, Brest ; Jego, C. ; Adde, P. ; Jezequel, M.

In this paper, the first flexible architecture dedicated to block turbo decoders is presented The major innovation concerns the component code that is used by the block turbo code. In fact, our architecture is able to decode BCH and Reed-Solomon codes with single or double correction power. To the authors' knowledge, this is the first architecture implementing Reed-Solomon block turbo codes. This approach makes it possible to select the block turbo decoder architecture using optimum component codes in any circumstance. Our flexible elementary SISO decoder is dedicated to extended binary BCH codes (32,26) and (32,21) and to nonextended Reed-Solomon codes (31,29) and (31,27). Experimentation has been done on a Stratix-based NIOS development board

Published in:

Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on

Date of Conference:

2-3 March 2006