By Topic

Complexity and low power issues for on-chip interconnections in MPSoC system level design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sheynin, Y. ; St. Petersburg State Univ. of Aerosp. Instrum., Russia ; Suvorova, E. ; Shutenko, F.

System level design for many-core chips includes general system architecture design, MPSoC design as a set of nodes and their interconnection. It requires adequate models and methodology to estimate MPSoC interconnection characteristics in complexity and power consumption to make decisions at the system level design stage of an MPSoC project. To determine performance and power consumption of MPSoC we suggest the simplified model of tentative wires for evaluating interconnection topology at early stages of design process, to correspond them with technology characteristics, with power dissipation and power consumption. With this approach we reason about many-core SoC interconnections, place and route, methodology for system level design of MPSoC interconnections.

Published in:

Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on

Date of Conference:

2-3 March 2006