Close category search window
 

InSyn: Integrated Scheduling for DSP Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sharma, A. ; Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI ; Jain, R.

In this paper, we present the InSyn, an integrated allocation and scheduling approach for high-level synthesis applications. The scheduler considers functional units, busses and registers while performing time-step assignment. The results show that incorporating all these features during scheduling can produce very good designs.

Published in:
Design Automation, 1993. 30th Conference on

Date of Conference: 14-18 June 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.