By Topic

A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Y. He ; Intel Corp., Chandler, AZ, USA ; J. Poulton

A CMOS low-power mixed-signal clock and data recovery circuit is presented in this paper. It is designed for OIF CEI-6G+ LR backplane transceiver, and consists of a phase detector, loop filter, phase control logic, and phase interpolator. A unique subsampled architecture makes it possible for a low-power mixed-signal clock recovery loop running at a rate of 6 Gb/s. The proposed architecture has data pattern independent loop bandwidth. Fabricated in a 0.13-μm CMOS technology in an area of 280×100 μm2, the clock and data recovery loop exhibits a frequency tracking range up to 2000 ppm. The bit error rate is less than 10-12 with a pseudorandom bit sequence of length 231-1. The power dissipation is 24 mW for clock and data recovery circuits from a single 1.2-V supply.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:41 ,  Issue: 3 )