By Topic

2D carrier mapping in Si1-xGex source/drain regions of PMOSFETs used in a production device by scanning capacitance microscopy

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
J. Nxumalo ; Semicond. Insights Inc., Ottawa, Ont., Canada ; C. Wintgens ; R. Haythornthwaite ; V. Ho

This article presents the results of a 2D carrier profile analysis of a finished 90 nm MPU with strained silicon by scanning capacitance microscopy (SCM). First, we show that the carrier concentration measurement dynamic range of SCM spans 1014-1020 cm-3. Then we present results that demonstrate p-n junction delineation on PMOS transistor with embedded SiGe in the source/drain regions. A big difference of carrier concentration in SiGe with respect to the surrounding silicon tends to indicate that in-situ boron doping was employed during SiGe S/D growth. We also report observed anomalous lateral "overgrowth" of SiGe over field oxide that may compromise manufacturing yield.

Published in:

Extended Abstracts of the Fifth International Workshop on Junction Technology

Date of Conference:

7-8 June 2005