By Topic

Low power architectures for sine and cosine computation using a sum of bit-products

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
K. Johansson ; Dept. of Electr. Eng., Linkoping Univ., Sweden ; O. Gustafsson ; L. Wanhammar

Recently, a novel technique to compute sine and cosine has been proposed. By rewriting the expressions using trigonometric equations a weighted sum of bit-products are used to compute the values. This can then be mapped onto a bit-product generator followed by an adder tree. This provides an efficient architecture that can be pipelined to an arbitrary degree. It was shown in previous work that it is possible to remove a large portion of the bit-products and still obtain accurate results. The effects of this removal and also the finite worldlength representation of the weights has also been discussed in previous work. The objective of this work is to study different ways to split the architecture into sub-blocks that may be disabled to decrease the power consumption.

Published in:

2005 NORCHIP

Date of Conference:

21-22 Nov. 2005