Cart (Loading....) | Create Account
Close category search window
 

Mapping applications to NoC platforms with multithreaded processor resources

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pop, R. ; Dept. of Electron. & Comput. Eng., Jonkoping Univ., Sweden ; Kumar, S.

Network on chip (NoC) is a new design paradigm for building scalable core-based systems on chip (SoC). Multithreading is a technique for hiding long latencies of memory accesses, through the overlapped execution of several threads. In this paper, we make a case for using multi-threaded processors (MTP) as resources in NoC and describe a methodology for off-line mapping and scheduling of concurrent applications to NoC with MTPs. The experimental results show a speedup of 15% on average for a 2×2 NoC when using two MTPs with 3-thread contexts instead of two general processors (GP).

Published in:

NORCHIP Conference, 2005. 23rd

Date of Conference:

21-22 Nov. 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.