By Topic

A high performance multi-channel preamplifier ASIC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Yarema, R.J. ; Fermi Nat. Accel. Lab., Batavia, IL, USA ; Zimmerman, T. ; Williams, W. ; Binkley, M.
more authors

A preamplifier application-specific integrated circuit (ASIC) has been designed and built to improve performance of the vertex time projection chamber (VTPC) at Fermilab's Colliding Detector Facility. Design of the semicustom IC was completed by using a Tektronix QuickChip 2S bipolar linear array. The ASIC had six channels on a chip and provided lower noise, higher gain, lower power, and lower mass packaging than the device which it replaced. Actual performance of the preamplifier was found to match very closely the simulated performance. To reduce the mass of the complete circuit board, bare IC dice were mounted directly on a G-10 substrate using chip-on-board techniques

Published in:

Nuclear Science, IEEE Transactions on  (Volume:39 ,  Issue: 4 )