By Topic

A novel design method for asynchronous bundled-data transfer circuits considering characteristics of delay variations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Imai, M. ; Res. Center for Adv. Sci. & Technol., Tokyo Univ. ; Nanya, T.

As the VLSI technology advances, delay variations become extremely large. Delay variation properties caused by various variation factors are different. However, the characteristics of delay variations have not been considered in traditional delay models or asynchronous design styles, which have, therefore, suffered large performance overhead. In this paper, we propose the following two methods for designing high performance asynchronous bundled-data transfer circuits based on the scalable-delay-insensitive model: 1) a variation-aware delay cell library which consists of delay cells exhibiting a wide variety of delay variation characteristics for combinational circuits; and 2) a selectable delay line in which we can select an appropriate delay line in accordance with dynamic voltage changes. Then, we show some evaluation results for the variation factor K which represents the margin that guarantees the correct operations. As a result, the performance overhead can be reduced more than 30 percent compared to conventional bundled-data transfer circuits

Published in:

Asynchronous Circuits and Systems, 2006. 12th IEEE International Symposium on

Date of Conference:

13-15 March 2006