By Topic

Efficiency of Leakage Reduction Techniques on Different Static Logic Styles for Embedded Portable Applications with High Standby to Active Time Ratio

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jayapal, S. ; Albert-Ludwigs Univ., Freiburg ; Sudalaiyandi, S. ; Manoli, Y.

Leakage power is emerging as a major portion of the total power consumption in battery operated embedded systems. Thus, the designers face critical challenges in choosing the best circuit topologies with the appropriate leakage reduction technique in order to optimally balance the power and performance. This paper evaluates and compares the different static logic styles, with dual-threshold voltage and power gating techniques to attain low power and high performance VLSI systems in terms of power delay product and standby leakage power. A PMOS header for power gating with and without gated input schemes are evaluated. The simulations are carried out using a 180nm dual threshold mixed mode process technology.

Published in:

System-on-Chip, 2005. Proceedings. 2005 International Symposium on

Date of Conference:

17-17 Nov. 2005