By Topic

SOPC Builder, a Novel Design Methodology for IP Integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zammattio, S. ; Altera, High Wycombe

The International Technology Roadmap for Semiconductors (ITRS) estimates that 30% of project development costs are attributed to design integration. Conventionally, this need is met by the application of industry standards to design tools, IP and design methodologies. With the numerous IP interface standards today, IP developers have accepted that a "gasketO can be used to wrap the "nativeO interface of the IP core with the appropriate bus interface but even with this approach, IP integration still remains a significant portion of the design effort. Systems are defined by their components but rarely does the interconnect structure add sufficient value or it to be described in the product literature. While the interconnect logic is a necessity, the time spent to create such logic should be minimized. Development tools such as SOPC (System-On-A-Programmable-Chip) Builder can save valuable development time by efficiently generating the interconnect logic required.

Published in:

System-on-Chip, 2005. Proceedings. 2005 International Symposium on

Date of Conference:

17-17 Nov. 2005