By Topic

Optimal Vth assignment and buffer insertion for simultaneous leakage and glitch minimization though integer linear programming (ILP)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Elakkumanan, P. ; Dept. of Comput. Sci. & Eng., SUNY, Buffalo, NY, USA ; Thyagarajan, K. ; Prasad, K. ; Sridhar, R.

This paper addresses the problem of minimizing both leakage and glitch power by appropriately using dual-Vth and buffer insertion (for path balancing) techniques, respectively. The problem is formulated as an integer linear program (ILP) with the objective of optimally assigning threshold voltage to the gates to minimize total leakage power and then inserting delay buffers at appropriate positions to minimize glitches. The ILP allows for tradeoff analysis by including constraints where user specified thresholds for total leakage power as well as circuit performance can be inserted. The ILP is solved using CPLEX. Simulation results with ISCAS'85 benchmark circuits indicate that significant savings in leakage power is achieved with minimal number of inserted buffers.

Published in:

Circuits and Systems, 2005. 48th Midwest Symposium on

Date of Conference:

7-10 Aug. 2005