Cart (Loading....) | Create Account
Close category search window

Design of a power-efficient interleaved CIC architecture for software defined radio receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tecpanecatl-Xihuitl, J.L. ; Center for Adv. Comput. Studies, Louisiana Univ., Lafayette, LA, USA ; Aguilar-Ponce, R. ; Kumar, A. ; Bayoumi, M.A.

This paper presents a novel, power-efficient architecture for decimation filter which is a critical component in multistandard digital receivers. Cascade integrator comb (CIC) filter is used to reduce high data rate because of its straightforward structure composed of adders and delays. The proposed power reduction is obtained by designing the integrator section as a polyphase structure where each polyphase component operates at reduced frequency. The digital receiver must process the in-phase (I) and quadrature (Q) signals using two similar filters. This structure is modified to process both signals with interleaved techniques. Thus, just one structure is needed to perform this operation over the two signals. Additionally, reduced frequency operation on the new structure allows us to use low power circuit design techniques such as voltage scaling to reduce the power consumption without affecting the performance of the whole structure. Power-intensive multiplications required for the polyphase filter components are replaced by add-and-shift multiplications. Different communication standards such as data networks (Mobitex and Ardis) and cellular networks (GSM, IS-95, and UMTS) are considered in the filter design. The architecture has been designed, and analyzed. Power estimation shows that the new architecture consumes only 15% of the power of the original structure (i.e., a savings of 85%).

Published in:

Circuits and Systems, 2005. 48th Midwest Symposium on

Date of Conference:

7-10 Aug. 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.