By Topic

What are the building blocks of nanoprocessor architecture?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Teller, J. ; Dept. of Electr. & Comput. Eng., Ohio State Univ., Columbus, OH ; Ewing, R. ; Ozguner, F.

The design goal of the nanoprocessor architecture is to build a high performance but flexible parallel machine. High performance is achieved through explicit support for parallelism in both hardware and software. Flexibility is gained by defining a nanoprocessor as a specialized processing element. Nanoprocessor architecture consists of a large number of tightly coupled, heterogeneous nanoprocessors. Flexibility in a nanoprocessor's function allows for the integration of new computing technologies into an existing design framework. New computing structures may arise from nanotechnology, biology, or other sciences. Even discounting the addition of new technologies, there is a need to update processing architectures to execute with more parallelism. An efficient parallel processing architecture can allow higher performance for next generation architectures. This paper introduces the building blocks for the nanoprocessor architecture and discusses some design trade-offs for the nanoprocessor itself, communication among nanoprocessors, memory organization, and the nanoprocessor architecture programming model

Published in:

Circuits and Systems, 2005. 48th Midwest Symposium on

Date of Conference:

7-10 Aug. 2005