By Topic

Charge pump circuits with only capacitive loads: optimized design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Palumbo, G. ; Dipt. di Ingegneria Elettrica, Elettronica e dei Sistemi, Univ. di Catania, Italy ; Pappalardo, D.

Optimized strategies for designing charge pumps having only capacitive loads are presented. The design strategies developed are with minimum silicon area, which is equivalent to that with minimum rise time, and with minimum power consumption. The approach allows designers to define the number of stages that minimize silicon area (and minimize rise time) or maximize power efficiency for a given input and output voltage. The approaches were analytically developed and validated through simulations and experimental measurements on 0.18-μm EEPROM CMOS technology. Moreover, a detail comparison between the two design strategies is also carried out.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:53 ,  Issue: 2 )