By Topic

High quality uniform random number generation for massively parallel simulations in FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Thomas, D.B. ; Dept. of Comput., Imperial Coll., London ; Luk, W.

This paper details the design and implementation of three uniform random number generators for use in massively parallel simulations in FPGAs. The three different generators are tailored to make use of three different types of hardware resource: logic, RAM, and DSP blocks. This allows the random number generator to be fitted into resources left-over after the main application has been written. The three generators all pass the most stringent empirical statistical tests for randomness, and all have periods appropriate for long running simulations

Published in:

Reconfigurable Computing and FPGAs, 2005. ReConFig 2005. International Conference on

Date of Conference:

28-30 Sept. 2005