By Topic

Design and Implementation of Viterbi Encoding and Decoding Algorithm on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Irfan ; University of Engineering and Technology Taxila, Pakistan ; S. M. Shah ; A. K. Khan

In this paper we have presented the hardware design implementation of Viterbi encoding and decoding algorithm. We have developed our own approach for the design of a 2/3 bit rate encoder and decoder. Convolution coders which are designed with shift registers and modulo-2 adders have been outlined. Viterbi decoder section includes Branch Metric Unit (BMU), Add Compare Select Unit (ACSU), Normalization Unit, Decision Unit and Output Unit have been implemented for 2/3 bit rate. The design has been implemented on Virtex II FPGA using XILINX 6.1i software with supporting simulation tool Modelsim 5.7. The results obtained from synthesis, simulation and hardware testing were accurate, error-free and original information was recovered successfully.

Published in:

2005 International Conference on Microelectronics

Date of Conference:

13-15 Dec. 2005