By Topic

Design of merged differential cascode voltage switch with pass-gate (MDCVSPG) logic for high-performance digital systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Majidzadeh, V. ; IC Design Center, Tehran Univ., Iran ; Alavi, S.M. ; Afzali-Kusha, A.

In this paper, a new high performance yet low power circuit technique called merged differential cascode voltage switch with pass-gate (MDCVSPG) is introduced. It combines the benefits of two logic styles of EDCVSL and DCVSPG. To verify the efficiency of the proposed logic, gates NAND, NOR, and XOR for the logic styles are simulated using HSPICE. The results show better performance and lower power consumption for MDCVSPG compared to EDCVSL and DCVSPG. In addition, when is used in design of an 8 bit ripple carry adder, the proposed style consumes 38% less silicon area compared to DCVSPG. The area efficiency is due to a reduction of transistor number and layout complexity.

Published in:

Microelectronics, 2005. ICM 2005. The 17th International Conference on

Date of Conference:

13-15 Dec. 2005