Cart (Loading....) | Create Account
Close category search window
 

Parallel hardware implementation of RADAR electronics equipment for a LASER inspection system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Neri, C. ; Associazione EURATOM-ENEA sulla Fusione, Centro Ricerche Frascati, Rome ; Baccarelli, G. ; Bertazzoni, S. ; Pollastrone, F.
more authors

An amplitude modulated laser radar has been developed by the Italian Agency for New Technologies, Energy and the Environment for periodic in-vessel inspection in large fusion machines (International Thermonuclear Experimental Reactor). The system is able to obtain a complete three-dimensional mapping of the in-vessel surface. A first digital signal processing system was developed to modulate the laser beam and to detect both the amplitude of the backscattered light and the phase difference between it and the modulation signal. This system is based on commercial digital receiver and parallel digital signal processing boards on a VME bus. It reaches a speed of 100 K measures/s, showing good accuracy and stability. Starting from this, a further development has been done to increase the speed up to 2.328 M measures/s. Reaching the submicrosecond speed was necessary to implement the mathematical algorithm in a highly parallel hardware architecture using a field programmable gate array (FPGA). Based on the good results of the previously developed system, it was decided to maintain the same acquisition front-end though using the last release of analog-to-digital converters, to increase the operating frequency from 80 up to 200 MHz. The software algorithm previously used was completely redesigned and optimized to be used in the FPGA hardware architecture

Published in:

Nuclear Science, IEEE Transactions on  (Volume:52 ,  Issue: 6 )

Date of Publication:

Dec. 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.