Complex upset mitigation applied to a Re-configurable embedded processor

Soft-core processors implemented in static random access memory-based field-programmable-gate-arrays, while attractive to spacecraft designers, require upset mitigation. We investigate a proposed solution involving two levels of scrubbing plus triple modular redundancy and measure its in-beam performance.