By Topic

A highly simple failure detection method for electrostatic microactuators: application to automatic testing and accelerated lifetime estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Caillard, B. ; LIMMS, Univ. of Tokyo, Japan ; Mita, Y. ; Fukuta, Y. ; Shibata, T.
more authors

Reliability and testability are two important factors for the development of batch fabrication of microelectromechanical systems (MEMS) or mixed MEMS/IC applications. In that frame, an easy-to-implement electrical method of detection of failures is presented in this paper, valid for every kind of electrostatic microactuators showing pull-in behavior, with great expectation value in the case of arrayed MEMS. The method relies on the detection of a pull-in current peak at very low frequency. An experimental setup is described and results are shown obtained with prototypes of electrostatic microactuators with parallel capacitances created by deep reactive ion etching on silicon-on-insulator wafers. This method is really suitable for automation and application to on-line testing during mass production and reliability studies. The functional schematic of a test circuitry is proposed for implementation in an industrial tester or for built-in self-test purposes. Then, in order to illustrate the benefits of this method for reliability studies, it is used in conjunction with high voltage testing for accelerated lifetime measurements. A time gain factor of 20 is achieved with above-mentioned test structures.

Published in:

Semiconductor Manufacturing, IEEE Transactions on  (Volume:19 ,  Issue: 1 )