Close category search window
 

Three Competing Design Methodologies for ASIC's: Architectural Synthesis, Logic Synthesis and Module Generation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Keutzer, K. ; AT&T Bell Laboratories, Murray Hill NJ

This paper explores two questions: 1) What is an application-specific integrated circuit (ASIC)? and 2) How applicable are current synthesis techniques to designing them? To address the first question we place common ASIC architectures within the spectrum of integrated circuit (IC) architectures. We also discuss the technological mediums, such as standard cells, in which ASIC's are implemented. To address the second question we review the popular synthesis methodologies and evaluate their applicability to the ASIC design problem.

Published in:
Design Automation, 1989. 26th Conference on

Date of Conference: 25-29 June 1989

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.