Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

The UK5000 - Successful Collaborative Development of an Integrated Design System for a 5000 Gate CMOS Array with Built-In Test

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
9 Author(s)
Grierson, J.R. ; British Telecom Research Labs., Martlesham Heath, Ipswich, UK ; Cosgrove, B. ; Daniel, R. ; Halliwell, R.E.
more authors

Following a UK Department of Industry initiative, the UK5000 project was launched in July 1981 on a 2 year timescale by 7 autonomous UK organizations with different computer systems. The activity involved the collaborative development of an integrated design system for a 5000 gate CMOS array. The DA system was to be portable and capable of generating layouts and test programs from logic circuit descriptions in a time of the order of one week. The CMOS array is unique in containing rows of dedicated bistables, preformed on chip into a shift loop for scan path testing with a totally synchronous clocking scheme. The dedicated bistables, clock lines, shift loops etc, together with the synchronous design lead to lower routeing requirements, elimination of timing hazards and excellent testability.

Published in:

Design Automation, 1983. 20th Conference on

Date of Conference:

27-29 June 1983